

US009391159B2

(12) United States Patent

Cheng et al.

(10) Patent No.: US 9,391,159 B2

(45) **Date of Patent: Jul. 12, 2016**

(54) TRIPLE WELL ISOLATED DIODE AND METHOD OF MAKING

(75) Inventors: Chih-Chang Cheng, Hsinchu (TW); Fu-Yu Chu, Hsinchu (TW); Ruey-Hsin

Liu, Hsinchu (TW)

(73) Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY,

LTD., Hsinchu (TW)

(*) Notice: Subject to any disclaimer, the term of this

patent is extended or adjusted under 35

U.S.C. 154(b) by 268 days.

(21) Appl. No.: 13/438,600

(22) Filed: Apr. 3, 2012

(65) Prior Publication Data

US 2013/0256833 A1 Oct. 3, 2013

(51) **Int. Cl.** *H01L 29/66*

H01L 29/66 (2006.01) **H01L 29/06** (2006.01)

H01L 29/861 (2006.01) H02M 3/156 (2006.01)

H02M 3/156 (52) **U.S. Cl.**

CPC *H01L 29/66136* (2013.01); *H01L 29/0653* (2013.01); *H01L 29/861* (2013.01); *H02M*

3/156 (2013.01)

(56) References Cited

U.S. PATENT DOCUMENTS

2004/0155257 A	41*	8/2004	Yashita	257/107
2009/0121310 A	41*	5/2009	Yamauchi	257/510
2009/0303762 A	41*	12/2009	Jang et al	. 363/61


* cited by examiner


Primary Examiner — Kevin Parendo (74) Attorney, Agent, or Firm — Hauptman Ham, LLP

(57) ABSTRACT

A triple well isolate diode including a substrate having a first conductivity type and a buried layer formed in the substrate, where the buried layer has a second conductivity type. The triple well isolated diode including an epi-layer formed over the substrate and the buried layer, where the epi-layer has the first conductivity type. The triple well isolated diode including a first well formed in the epi-layer, where the first well has the second conductivity type, a second well formed in the epi-layer, where the second well has the first conductivity type and surrounds the first well, a third well formed in the epi-layer, where the third well has the second conductivity type and surrounds the second well. The triple well isolated diode including a deep well formed in the epi-layer, where the deep well has the first conductivity type and extends beneath the first well.

20 Claims, 4 Drawing Sheets








FIG. 2




FIG. 3A




FIG. 3B




FIG. 3C




FIG. 3D

TRIPLE WELL ISOLATED DIODE AND METHOD OF MAKING

BACKGROUND

A boost converter circuit is intended to receive a low magnitude input voltage and transmit a higher magnitude output voltage. Because the boost converter circuit operates at high voltages, the components of the boost converter circuit are sufficiently robust to operate at high voltages. One component of a conventional boost converter circuit is a twin well diode. The twin well diode design is used to provide a higher breakdown voltage than a single well diode. The breakdown voltage is the voltage at which an element is damaged and no longer provides sufficient resistance to prevent current from passing through the element while the element is in an off state.

However, the design of the twin well diode forms a parasitic bipolar junction transistor (BJT) within the twin well diode. The parasitic BJT is formed between an epitaxially grown layer (epi-layer) having a first type of conductivity, a second well having a second type of conductivity and a first well having the first type of conductivity. For example, in a twin well diode having a p-type epi-layer and an n-type second well surrounding a p-type first well, the parasitic BJT is a P-N-P BJT. The parasitic BJT causes current leakage into the substrate which is electrically connected to a ground. In some instances, the current leakage is approximately 50%. The high current leakage significantly reduces the efficiency of the boost converter circuit, which limits the ability of the boost converter circuit to supply the desired power output.

BRIEF DESCRIPTION OF THE DRAWINGS

One or more embodiments are illustrated by way of ³⁵ example, and not by limitation, in the figures of the accompanying drawings, wherein elements having the same reference numeral designations represent like elements throughout. It is emphasized that, in accordance with standard practice in the industry various features may not be drawn to ⁴⁰ scale and are used for illustration purposes only. In fact, the dimensions of the various features in the drawings may be arbitrarily increased or reduced for clarity of discussion.

FIG. 1 is a side view diagram of a boost converter circuit having a triple well isolated diode according to one or more 45 embodiments;

FIG. 2 is a flow chart of a method of making a triple well isolated diode according to one or more embodiments; and

FIGS. 3A-3D are cross-sectional views of the triple well isolated diode at various stages of manufacture according to 50 one or more embodiments.

DETAILED DESCRIPTION

The following disclosure provides many different embodiments, or examples, for implementing different features of
the invention. Specific examples of components and arrangements are described below to simplify the present disclosure.
These are of course, merely examples and are not intended to
be limiting.

60

FIG. 1 is a side view diagram of a boost converter circuit 100 having a triple well isolated diode 102. Triple well isolated diode 102 includes a substrate 104 having a first type of conductivity and a buried layer 106 having a second conductivity type formed in substrate 104. The second conductivity type is opposite to the first conductivity type, i.e., if the first conductivity type is p-type, the second conductivity type is

2

n-type and if the first conductivity type is n-type, the second conductivity type is p-type. Triple well isolated diode 102 further includes an epitaxially grown layer (epi-layer) 108 over a surface of substrate 104. Epi-layer 108 has the first conductivity type. A first well 110 having the second conductivity type is formed in epi-layer 108. A second well 112 having the first conductivity type is formed in epi-layer 108 surrounding sides of first well 110. A deep well 114 having the first conductivity type is formed in epi-layer 108, and extends beneath first well 110 and electrically connects opposite sides of second well 112. A third well 116 having the second conductivity type is formed in epi-layer 108 surrounding sides of second well 112 and electrically connecting to buried layer 106.

Triple well isolated diode 102 further includes isolation features 118a-118d. Isolation feature 118a is formed in a surface of epi-layer 108 opposite substrate 104 between an outer portion 108a of epi-layer 108 surrounding sides of third well 116 and an upper portion of third well 116. Isolation feature 118b is formed in a surface of epi-layer 108 opposite substrate 104 between an upper portion of second well 112 and first well 110. Isolation feature 118c is formed in a surface of epi-layer 108 opposite substrate 104 between the upper portion of second well 112 and first well 110 on an opposite side of first well 110 from isolation feature 118b. Isolation feature 118d is formed in a surface of epi-layer 108 opposite substrate 104 between outer portion 108a of epi-layer 108 and the upper portion of third well 116 on an opposite side of third well 116 from isolation feature 118a. No isolation feature is formed between second well 112 and third well 116. In some embodiments, isolation features 118a-118d are shallow trench isolation (STI) features. In some embodiments, isolation features 118a-118d comprise local oxidation of silicon (LOCOS). In some embodiments, a depth of isolation features 118a-118d ranges from $0.2 \mu m$ to $0.5 \mu m$.

Triple well isolated diode 102 further includes contact regions 120a-120g over epi-layer 108 and in electrical connection with first well 110, second well 112, third well 116 and outer portion 108a of epi-layer 108. Contact region 120a is formed over the first outer portion 108a of epi-layer 108 and has the first conductivity type. Contact region 120b is formed over the first portion of third well 116 and has the second conductivity type. Contact region 120c is formed over the first portion of second well 112 and has the first conductivity type. Contact region 120d is formed over first well 110 and has the second conductivity type. Contact region 120e is formed over the second portion of second well 112 and has the first conductivity type. Contact region 120f is formed over the second portion of third well 116 and has the second conductivity type. Contact region 120g is formed over the second outer portion 108b of epi-layer 108 and has the first conductivity type.

In addition to triple well isolated diode 102, boost converter circuit 100 includes an input voltage source Vin electrically connected to an inductor L. An output of inductor L is electrically connected to an anode 130. Anode 130 is electrically connected to contact regions 120b, 120c, 120e and 120f. Anode 130 is also electrically connected to one side of a transistor N. An opposite side of transistor N is electrically connected to a first side of a capacitor C. A gate of transistor N is electrically connected to a gate signal voltage source V_G. A second side of capacitor C is electrically connected to a cathode 140. Cathode 140 is electrically connected to contact region 120d and is configured to provide an output voltage Vo to external elements. Contact regions 120a and 120g are electrically connected to a low voltage, i.e., a ground.

In some embodiments, substrate 104 is a semiconductor substrate. In some embodiments, substrate 104 comprises silicon, germanium, gallium nitride, or other suitable materials. In some embodiments, substrate 104 is lightly doped with either p-type or n-type dopants. When the conductivity type is p-type, suitable dopants include boron, aluminum, or other suitable p-type dopants. When the conductivity type is n-type, suitable dopants include phosphorous, arsenic, or other suitable n-type dopants. In some embodiments, the concentration of dopants in substrate 104 ranges from 10^{13} atoms/cm 3 to 10^{16} atoms/cm 3 .

Buried layer 106 is formed by doping a portion of substrate 104 to have a conductivity type opposite substrate 104. Suitable dopants for buried layer 106 include dopants suitable for doping substrate 104 which have the opposite conductivity 15 type. In some embodiments, the concentration of dopant in buried layer 106 ranges from 10^{18} atoms/cm³ to 10^{20} atoms/cm³. In some embodiments, buried layer is formed to a depth of 2 μ m to 10 μ m below a surface of substrate 104.

Epi-layer **108** is formed over buried layer **106** and substrate **20 104** and has the first conductivity type. Suitable dopants for epi-layer **108** include dopants suitable for doping substrate **104** which have the same conductivity type. In some embodiments, epi-layer **108** comprises a same material as substrate **104**. In some embodiments, a dopant concentration in epi-layer **108** is higher than the dopant concentration in substrate **104**. As the dopant concentration in epi-layer **108** increases a breakdown voltage of the device decreases. In some embodiments, epi-layer **108** is formed to a thickness ranging from 2 μm to 10 μm. In some embodiments, epi-layer **108** has a 30 resistivity ranging from 5 ohm-cm to 200 ohm-cm. In some embodiments, epi-layer **108** has a dopant concentration ranging from 10¹³ atoms/cm³ to 10¹⁶ atoms/cm³.

First well **110** is formed in epi-layer **108** and has the second conductivity type. Suitable dopants for first well **10** includes 35 dopants suitable for doping substrate **104** which have the opposite conductivity type. In some embodiments, a dopant concentration of first well **110** ranges from 10^{16} atoms/cm³ to 10^{18} atoms/cm³. In some embodiments, first well **110** has the same dopant concentration as buried layer **106**. In some 40 embodiments, first well **110** has a different dopant concentration from buried layer **106**.

Second well **112** is formed in epi-layer **108** and has the first conductivity type. Suitable dopants for second well **112** include dopants suitable for doping substrate **104** which have 45 the same conductivity type. Second well **112** surrounds the sides of first well **110**. Portions of second well **112** below isolation features **118***b* and **118***c* are in electrical contact with first well **110**. In some embodiments, a dopant concentration of second well **112** ranges from 10^{16} atoms/cm³ to 10^{18} so atoms/cm³. In some embodiments, second well **112** has a higher dopant concentration than substrate **104** and epi-layer **108**. In some embodiments, a portion of a bottom surface of second well **112** is in electrical contact with buried layer **106**.

Deep well **114** is formed in epi-layer **108** and has the first conductivity type. Suitable dopants for deep well **114** include dopants suitable for doping substrate **104** which have the same conductivity type. Deep well **114** is formed between first well **110** and buried layer **106**. Deep well **114** extends beneath first well **110** to electrically connect the first and second portions of second well **112**, which surround the sides first well **110** by ion implantation. In some embodiments, a dopant concentration of deep well **114** ranges from 10¹⁵ atoms/cm³ to 10¹⁸ atoms/cm³. In some embodiments, deep well **114** has a dopant concentration higher than the dopant concentration of second well **112**. In some embodiments, the dopant concentration of deep well **114** is lower than the

4

dopant concentration of second well 112. In some embodiments, the dopant concentration of deep well 114 is the same as the dopant concentration of second well 112. In some embodiments, a bottom surface of deep well 114 is in electrical contact with buried layer 106. In some embodiments, deep well 114 does not extend to a bottom surface of epi-layer 108. In some embodiments, a thickness of deep well 114 ranges from 0.5 μm to 2 μm .

Third well 116 is formed in epi-layer 108 and has the second conductivity type. Suitable dopants for third well 116 include dopants suitable for doping substrate 104 which have the opposite conductivity type. Third well 116 surrounds the sides of second well 112 and deep well 114. Third well 116 is in electrical contact with second well 112 along an entire surface of third well 116 between second well 112 and third well 116. In some embodiments, a dopant concentration of third well 116 ranges from 10¹⁶ atoms/cm³ to 10¹⁸ atoms/cm³. Portions of third well 116 below isolation features 118a and 118d are in electrical contact with outer portion 108a of epi-layer 108. A bottom surface of third well 116 is in electrical contact with buried layer 106.

Contact regions 120a-120g are formed in epi-layer 108between an exposed surface of epi-layer 108 and corresponding portions of the first well 110, second well 112, third well 116 and outer portion 108a of epi-layer 108. Contact regions 120a-120g have the same conductivity as the well or epi-layer over which the individual contact region is formed. Suitable dopants for contact regions 120a-120g include dopants suitable for doping substrate 104 which have the appropriate conductivity type. In some embodiments, a dopant concentration in contact regions 120a-120g ranges from 10¹⁹ atoms/ cm³ to 10²¹ atoms/cm³. In some embodiments, all contact regions 120a-120g have the same dopant concentration. In some embodiments, all contact regions having the same conductivity type have the same dopant concentration. In some embodiments, contact regions 120a-120g independently have different dopant concentrations.

Contact regions 120a-120g electrically connect corresponding wells to electrical lines. Contact region 120a electrically connects the first portion 108a of epi-layer 108 to ground. Contact region 120b electrically connects the first portion of third well 116 to anode 130. Contact region 120b is separated from contact region 120a by isolation feature 118a. Contact region 120c connects the first portion of second well 112 to anode 130. Contact region 120c is in electrical contact with contact region 120b along an entire surface between contact region 120b and contact region 120c. Contact region 120d electrically connects first well 110 to cathode 140. Contact region 120d is separated from contact region 120c by isolation feature 118b. Contact region 120e electrically connects the second portion of second well 112 to anode 130. Contact region 120e is separated from contact region 120d by isolation feature 118c. Contact region 120f electrically connects the second portion of third well 116 to anode 130. Contact region 120 f is in electrical contact with contact region 120e along an entire surface between contact region 120e and contact region 120f. Contact region 120g electrically connects the second portion 108b of epi-layer 108 to ground. Contact region 120g is separated from contact region 120f by isolation feature 118d.

Transistor N is configured to turn boost converter circuit ${\bf 100}$ on and off based on gate signal voltage V_G . Gate signal voltage V_G is supplied by a control circuit to activate or deactivate transistor N. When transistor N is activated, current flows between inductor L and capacitor C and through triple well isolated diode ${\bf 102}$. When transistor N is deactivated, current does not flow between inductor L and capacitor

C or through triple well isolated diode **102**. In some embodiments, transistor N is a metal oxide semiconductor (MOS) transistor including either an n-type MOS (NMOS) or a p-type MOS (PMOS) transistor.

Triple well isolated diode 102 is capable of operating in 5 either a forward direction, i.e., current flowing from inductor L to capacitor C, or in a reverse direction, i.e., current flowing from capacitor C to inductor L. When triple well isolated diode 102 is operating in a forward direction, the charge at capacitor C is 0 V. When triple well isolated diode 102 is 10 operating in a reverse direction, the charge at capacitor C equals output voltage Vo.

Triple well isolated diode 102 has anode 130 positioned between a grounded portion of epi-layer 108 and cathode 140.

This arrangement reduces the amount of substrate leakage 15 current. In comparison to a conventional double well diode structure, triple well isolated diode 102 has a reduced parasitic bi-polar junction transistor (BJT). The parasitic BJT in a conventional twin well diode has a substrate current leakage of approximately 50%. In contrast, triple well isolated diode 20 102 exhibits a substrate current leakage significantly less than 1%. The low substrate current leakage of triple well isolated diode 102 reduces power consumption and increases the efficiency of boost converter circuit 100 versus the conventional twin well diode.

Further, the substrate current leakage of conventional twin well diodes increases exponentially above a turn on voltage of about 0.8V. The increase in substrate current leakage hampers the ability of conventional twin well diodes to tolerate power spikes during operation. Triple well isolated diode 102; however, maintains a substrate current leakage significantly less than 1% for turn on voltages up to at least 1.2V. The ability to maintain efficient operation in a wide range of turn on voltages enables the incorporation of triple well isolated diode 102 into circuitry without the need to provide additional 35 circuitry to control the operating voltage. The ability to omit additional circuit to control the operating voltage reduces an area of an integrated circuit design.

Triple well isolated diode 102 also exhibits a high breakdown voltage. The breakdown voltage of triple well isolated 40 diode 102 is greater than 55V. The high breakdown voltage enhances an ability of triple well isolated diode 102 to operate at high voltages resulting in the ability to produce an increased magnitude output voltage Vo.

FIG. 2 is a flow chart of a method 200 of making triple well isolated diode 102. In operation 202, buried layer 106 is formed in substrate 104. FIG. 3A is a cross-sectional diagram of the formation of buried layer 106 in substrate 104. A boundary defining element 302 is placed over substrate 104 to define the boundaries of buried layer 106. In some embodiments, boundary defining element 302 is an implantation mask. In some embodiments, boundary defining element 302 is a patterned photoresist layer.

In some embodiments, where boundary defining element 302 is the patterned photoresist layer, a photoresist layer is 55 deposited over substrate 104 then patterned using a mask and a photolithography process. The patterned photoresist layer is then etched to form boundary defining element 302. In some embodiments, buried layer 106 is formed using an implantation process 304 to introduce dopants into a surface of substrate 104. Following implantation process 304, boundary defining element 302 is removed.

In some embodiments where boundary defining element 302 is the patterned photoresist layer, boundary defining element 302 is removed using plasma etching or ashing. Following the removal of boundary defining element 302, the surface of substrate 104 remains substantially flat.

6

In operation 204, epi-layer 108 is grown over substrate 104 and buried layer 106. Epi-layer 108 is grown using an epitaxial growth process. In some embodiments, epi-layer 108 is doped with a p-type dopant. In some embodiments, epi-layer 108 is doped by an ion implantation process. In some embodiments, epi-layer 108 is doped by including impurities in the epitaxial growth process.

In operation 206, isolation features 118a-118d are formed in epi-layer 108. In some embodiments, isolation features 118a-118d are STI or LOCOS features and are formed using conventional processes. FIG. 3B is a cross-sectional diagram of epi-layer 108 formed over substrate 104 and buried layer 106 and having isolation features 118a-118d formed therein.

In operation 208, first well 110 is formed in epi-layer 108. In some embodiments, first well 110 is formed in epi-layer 108 using an implantation process. In some embodiments, first well 110 is formed in epi-layer 108 using an implantation mask. In some embodiments, first well 110 is formed in epi-layer 108 using a photoresist layer. In some embodiments, first well 110 is formed in epi-layer 108 by the same process used to form buried layer 106 in substrate 104. In some embodiments, first well 110 is formed in epi-layer by a different process than that used to form buried layer 106 in substrate 104. In some embodiments, first well 110 is formed in epi-layer 108 extending all the way to buried layer 106. In some embodiments, first well 110 is formed in epi-layer 108 stopping a certain distance above buried layer 106.

In operation 210, second well 112 is formed in epi-layer 108. Second well 112 is formed to a depth sufficient to electrically connect to buried layer 106. In some embodiments, second well 112 is formed in epi-layer 108 using an implantation process. In some embodiments, second well 112 has a same dopant concentration as epi-layer 108. In some embodiments, second well 112 is formed in epi-layer 108 using an implantation mask. In some embodiments, second well 112 is formed in epi-layer 108 using a photoresist layer. In some embodiments, second well 112 is formed in epi-layer 108 by the same process used to form first well 110 and buried layer 106. In some embodiments, second well 112 is formed in epi-layer 108 by a different process than that used to form at least one of first well 110 and buried layer 106.

In operation 212, third well 116 is formed in epi-layer 108. Third well 116 is formed to a depth sufficient to electrically connect to buried layer 106. Third well 116 is formed to be in electrical contact with second well 112 along the entire surface of third well 116 between second well 112 and third well 114. In some embodiments, third well 116 is formed in epilayer 108 using an implantation process. In some embodiments, third well 116 is formed in epi-layer 108 using an implantation mask. In some embodiments, third well 116 is formed in epi-layer 108 using a photoresist layer. In some embodiments, third well 116 is formed in epi-layer 108 by the same process used to form second well 112, first well 110 and buried layer 106. In some embodiments, third well 116 is formed in epi-layer 108 by a different process than that used to form at least one of second well 112, first well 110 or buried layer 106. FIG. 3C is a cross-sectional diagram following the formation of first well 110, second well 112 and third well 116 in epi-layer 108.

In operation 214, deep well 114 is formed in epi-layer 108. Deep well 114 is formed below first well 110 and in electrical contact with buried layer 106. Deep well 114 is formed to electrically connect to second well 112 on both sides of first well 110. In some embodiments, deep well 114 is formed in epi-layer 108 using an implantation process. In some embodiments, an implantation energy used to form deep well 114 is about 1 MeV. Deep well 114 is formed using higher implan-

tation energy than first well 110 to locate dopants at a greater depth than first well 110. In some embodiments, deep well 114 is formed in epi-layer 108 using an implantation mask. In some embodiments, deep well 114 is formed in epi-layer 108 using a photoresist layer. In some embodiments, deep well 5 114 is formed in epi-layer 108 by the same process used to form third well 116, second well 112, first well 110 or buried layer 106. In some embodiments, deep well 114 is formed in epi-layer 108 by a different process than that used to form at least one of third well 116, second well 112, first well 110 or 10 buried layer 106. FIG. 3D is a cross-sectional diagram following formation of deep well 114 in epi-layer 108. In some embodiments, deep well 114 is formed prior to first well 110 or second well 112.

In operation 216, contact regions 120a-120g are formed in 15 epi-layer 108. Contact regions 120a-120g are formed to electrically connect to underlying wells. Contact regions 120b and 120c are formed in electrical contact with one another. Contact regions 120e and 120f are formed in electrical contact with one another. In some embodiments, contact regions 20 120a-120g are formed in epi-layer 108 using an implantation process. In some embodiments, contact regions 120a-120g are formed in epi-layer 108 using an implantation mask. In some embodiments, contact regions 120a-120g are formed in epi-layer 108 using a photoresist layer. In some embodi- 25 ments, contact regions 120a-120g are formed in epi-layer 108 by the same process used to form deep well 114, third well 116, second well 112, first well 110 or buried layer 106. In some embodiments, contact regions 120a-120g are formed in epi-layer 108 by a different process than that used to form at 30 least one of deep well 114, third well 116, second well 112, first well 110 or buried layer 106. FIG. 1 includes a side view diagram of a triple well isolated diode 102 following formation of contact regions 120a-120g.

One aspect of this description relates to a triple well isolated diode having a substrate having a first conductivity type, a buried layer formed in the substrate, where the buried layer has a second conductivity type opposite to the first conductivity type, an epi-layer formed over the substrate and the buried layer, a first well formed in the epi-layer, where the first well has the second conductivity type, a second well formed in the epi-layer, where the second well has the first conductivity type and surrounds the first well, a third well formed in the epi-layer, where the third well has the second conductivity type and surrounds the second well, and a deep well formed in the epi-layer, where the deep well has the first conductivity type and extends beneath the first well to electrically connect to the second well on both sides of the first well.

Another aspect of this description relates to a boost converter circuit having a triple well isolated diode having a 50 substrate having a first conductivity type, a buried layer formed in the substrate, where the buried layer has a second conductivity type opposite to the first conductivity type, an epi-layer formed over the substrate and the buried layer, a first well formed in the epi-layer, where the first well has the 55 second conductivity type, a second well formed in the epi-layer, where the second well has the first conductivity type and surrounds the first well, a third well formed in the epi-layer, where the third well has the second conductivity type and surrounds the second well, and a deep well formed in the epi-layer, where the deep well has the first conductivity type and extends beneath the first well to electrically connect to the second well on both sides of the first well.

Another aspect of this description relates to a method of making a triple well isolated diode including forming a buried 65 layer having a second conductivity type in a substrate having a first conductivity type opposite to the second conductivity

8

type, growing an epi-layer over the substrate and the buried layer, forming a first well in the epi-layer, where the first well has the second conductivity type, forming a second well in the epi-layer, where the second well has the first conductivity type and surrounds the first well, forming a third well in the epi-layer, where the third well has the second conductivity type and surrounds the second well, and forming a deep well in the epi-layer, where the deep well has the first conductivity type and extends beneath the first well to electrically connect to the second well on both sides of the first well.

It will be readily seen by one of ordinary skill in the art that the disclosed embodiments fulfill one or more of the advantages set forth above. After reading the foregoing specification, one of ordinary skill will be able to affect various changes, substitutions of equivalents and various other embodiments as broadly disclosed herein. It is therefore intended that the protection granted hereon be limited only by the definition contained in the appended claims and equivalents thereof.

What is claimed is:

- 1. A semiconductor device comprising:
- a boost converter circuit, wherein the boost converter circuit comprises:
 - a triple well isolated diode comprising:
 - a substrate having a first conductivity type;
 - a buried layer in the substrate, wherein the buried layer has a second conductivity type opposite to the first conductivity type;
 - an epi-layer over the substrate and the buried layer, wherein the epi-layer has the first conductivity type;
 - a first well in the epi-layer, wherein the first well has the second conductivity type;
 - a second well in the epi-layer and surrounding sides of the first well, wherein the second well has the first conductivity type, and a portion of the second well forms an interface with the buried layer;
 - a third well formed in the epi-layer and surrounding sides of the second well, wherein the third well has the second conductivity type, a surface of the third well closest to the substrate is coplanar with a surface of the second well closest to the substrate, and the third well contacts the second well; and
 - a deep well in the epi-layer extending beneath the first well to electrically connect to the second well on opposite sides of the first well, wherein the deep well has the first conductivity type, and the deep well is separated from the third well; and
 - an anode, wherein the second well and the third well are configured to electrically connect to the anode; and a cathode, wherein the first well is configured to electrically connect to the cathode.
- 2. The semiconductor device of claim 1, further comprising:
 - an inductor, wherein the inductor is configured to receive an input voltage from an external source and to output a voltage signal to the anode; and
 - a capacitor, wherein a first side of the capacitor is configured to electrically connect to the anode and a second side of the capacitor is configured to electrically connect to the cathode.
- 3. The semiconductor device of claim 2, further compris-
- a transistor, wherein the transistor is disposed between the anode and the first side of the capacitor.
- **4**. The semiconductor device of claim **3**, wherein a gate of the transistor is configured to receive a control signal and the

9

transistor is configured to switch the boost converter circuit between an off state and an on state.

- 5. The semiconductor device of claim 1, further comprising:
 - a first plurality of isolation features formed between the 5 first well and the second well; and
 - a second plurality of isolation features formed between the third well and the epi-layer.
- **6.** The semiconductor device of claim **5**, wherein the first plurality of isolation features and the second plurality of 10 isolation features are shallow trench isolation (STI) features.
- 7. The semiconductor device of claim 5, wherein the first plurality of isolation features and the second plurality of isolation features comprise local oxidation of silicon (LOCOS).
- **8**. The semiconductor device of claim **5**, wherein each isolation feature of the first plurality of isolation features and each isolation feature of the second plurality of isolation features independently have a depth from 0.2 microns (μ m) to 0.5 μ m.
- 9. The semiconductor device of claim 1, wherein the second well is configured to electrically connect to the third well along an entire outside surface of the second well.
- 10. The semiconductor device of claim 1, wherein the buried layer extends underneath the second well and is configured to electrically connect to the third well on both sides of the second well.
- 11. The semiconductor device of claim 1, wherein the first well, the second well and the third well are configured to have a substrate current leakage less than 1%.
 - 12. A semiconductor device comprising:
 - a boost converter circuit, wherein the boost converter circuit comprises:
 - a triple well isolated diode comprising:
 - a substrate having a first conductivity type;
 - a buried layer in the substrate, the buried layer having a second conductivity type opposite to the first conductivity type;
 - an epi-layer over the substrate and the buried layer, the epi-layer having the first conductivity type;
 - a deep well in the epi-layer, the deep well having the first conductivity type and forming an interface with the buried layer;
 - a first well in the epi-layer over the deep well, wherein the first well has the second conductivity type and 45 forms an interface with the deep well;
 - a second well in the epi-layer and surrounding lateral sides of the first well, wherein the second well has the first conductivity type, and portions of the second well interface with the buried layer;
 - a third well in the epi-layer and surrounding lateral sides of the second well, the third well having the second conductivity type, wherein the third well is in contact with the second well, the third well is spaced apart from the deep well, and a surface of 55 the third well closest to the substrate is coplanar with a surface of the second well closest to the substrate; and
 - a capacitor, wherein a first side of the capacitor is selectively connectable to an anode of the semiconductor 60 device and a second side of the capacitor is electrically connected to a cathode of the semiconductor device.
 - 13. The semiconductor device of claim 12, wherein:
 - the anode is electrically coupled to the second well and the 65 third well; and

the cathode is electrically coupled to the first well.

10

- 14. The semiconductor device of claim 12, further comprising:
 - a transistor, wherein the transistor is configured to selectively connect the anode and the first side of the capacitor.
- 15. The semiconductor device of claim 14, wherein a gate of the transistor is configured to receive a control signal and the transistor is configured to switch the boost converter circuit between an off state and an on state.
- **16**. The semiconductor device of claim **12**, further comprising:
 - a first plurality of isolation features between the first well and the second well; and
 - a second plurality of isolation features between the third well and the epi-layer, wherein the first plurality of isolation features and the second plurality of isolation features are one of shallow trench isolation (STI) features or local oxidation of silicon (LOCOS).
- 17. The semiconductor device of claim 16, wherein each isolation feature of the first plurality of isolation features and each isolation feature of the second plurality of isolation features independently have a depth from 0.2 microns (μ m) to 0.5 μ m.
- 18. The semiconductor device of claim 16, further comprising a contact region between the first plurality of isolation features.
 - 19. A semiconductor device comprising:
 - a boost converter circuit, wherein the boost converter circuit comprises:
 - a triple well isolated diode comprising:
 - a substrate having a first conductivity type;
 - a buried layer in the substrate, the buried layer having a second conductivity type opposite to the first conductivity type;
 - an epi-layer over the substrate and the buried layer, the epi-layer having the first conductivity type;
 - a deep well in the epi-layer, the deep well having the first conductivity type and forms an interface with the buried layer;
 - a first well in the epi-layer over the deep well, wherein the first well has the second conductivity type and forms an interface with the deep well;
 - a second well in the epi-layer and surrounding lateral sides of the first well, wherein the second well has the first conductivity type, and portions of the second well interface with the buried layer;
 - a third well in the epi-layer and surrounding lateral sides of and in contact with the second well, the third well having the second conductivity type, is spaced apart from the deep well and wherein a surface of the third well closest to the substrate is coplanar with a surface of the second well closest to the substrate; and
 - an anode, wherein the second well and the third well are configured to electrically connect to the anode;
 - a cathode, wherein the first well is configured to electrically connect to the cathode;
 - a capacitor, wherein a first side of the capacitor is selectively connectable to the anode of the semiconductor device and a second side of the capacitor is electrically connected to the cathode of the semiconductor device; and
 - a transistor, wherein the transistor is disposed between the anode and the first side of the capacitor, wherein a gate of the transistor is configured to receive a control

signal and the transistor is configured to switch the boost converter circuit between an off state and an on state.

- 20. The semiconductor device of claim 19, further comprising:
 - an inductor, wherein the inductor is configured to receive an input voltage from an external source and to output a voltage signal to the anode.

* * * * *